Institute of Electrical & Electronic Engineers

Displaying 1-40 of 9867 results

  • White Papers // Feb 2015

    Database-Assisted Spectrum Access in Dynamic Networks: A Distributed Learning Solution

    In this paper, the authors investigate the problem of database assisted spectrum access in dynamic TV white spectrum networks, in which the active user set is varying. Since there is no central controller and information exchange, it encounters dynamic and incomplete information constraints. To solve this challenge, they formulate a...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Jan 2015

    Tier-Aware Resource Allocation in OFDMA Macrocell-Small Cell Networks

    The authors present a joint sub-channel and power allocation framework for downlink transmission in an Orthogonal Frequency-Division Multiple Access (OFDMA)-based cellular network composed of a macrocell overlaid by small cells. In this framework, the Resource Allocation (RA) problems for both the macrocell and small cells are formulated as optimization problems....

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Jan 2015

    Spatial Spectrum and Energy Efficiency of Random Cellular Networks

    It is a great challenge to evaluate the network performance of cellular mobile communication systems. In this paper, the authors propose new spatial spectrum and energy efficiency models for Poisson-Voronoi Tessellation (PVT) random cellular networks. To evaluate the user access the network, a Markov chain based wireless channel access model...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Jan 2015

    Using Social Sensors for Influence Propagation in Networks with Positive and Negative Relationships

    Online social communities often exhibit complex relationship structures, ranging from close friends to political rivals. As a result, persons are influenced by their friends and foes differently. Future network applications can benefit from integrating these structural differences in propagation schemes through socially aware sensors. In this paper, the authors introduce...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Jan 2015

    On the Nanoscale Electromechanical Wireless Communication in the VHF Band

    Electromagnetic communication at the nanoscale has, to date, been studied in either the Very High Frequency (VHF) (30 - 300MHz) or in the TeraHertz band (0.1 - 10THz). This paper is on electromagnetic communication in the VHF band and determining the Bit Error Rate (BER) performance of nanoscale receivers utilizing...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2014

    Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy

    Magnetic Random Access Memory (MRAM) is a very promising emerging memory technology because of its various advantages such as non-volatility, high density and scalability. In particular, Spin Orbit Torque (SOT) MRAM is gaining interest as it comes along with all the benefits of its predecessor Spin Transfer Torque (STT) MRAM,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2014

    Medium Access Control Design for Full-Duplex Wireless Systems: Challenges and Approaches

    Recent advances in self-interference cancellation techniques enable in-band Full-Duplex (FD) transmission in which a wireless node can simultaneously transmit and receive in the same frequency band. However, to fully exploit the benefits of FD technology in a wireless network, in addition to the PHYsical (PHY) layer issues, Medium Access Control...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2014

    Lattice QCD with Domain Decomposition on Intel R Xeon Phi Co-Processors

    The gap between the cost of moving data and the cost of computing continues to grow, making it ever harder to design iterative solvers on extreme-scale architectures. This problem can be alleviated by alternative algorithms that reduce the amount of data movement. The authors investigate this in the context of...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2014

    Throughput of the Magnetic Induction Based Wireless Underground Sensor Networks: Key Optimization Techniques

    Wireless Underground Sensor Networks (WUSNs) present a variety of new research challenges. Recently, a Magneto-Inductive (MI) waveguide technique has been proposed to cope with the very harsh propagation conditions in WUSNs. This relay-based approach allows for an extension of the transmission range, which can be quite limited if relays are...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    A Performance Model to Estimate Execution Time of Scientific Workflows on the Cloud

    Scientific workflows, which capture large computational problems, may be executed on large-scale distributed systems such as clouds. Determining the amount of resources to be provisioned for the execution of scientific workflows is a key component to achieve cost-efficient resource management and good performance. In this paper, a performance prediction model...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    Coordinated Scheduling for the Downlink of Cloud Radio-Access Networks

    In this paper, the authors address the coordinated scheduling problem in cloud-enabled networks. Consider the downlink of a Cloud-Radio Access Network (C-RAN), where the cloud is only responsible for the scheduling policy and the synchronization of the transmit frames across the connected Base-Stations (BS). The transmitted frame of every BS...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    Characterization of Coded Random Access with Compressive Sensing based Multi-User Detection

    The emergence of Machine-To-Machine (M2M) communication requires new Medium Access Control (MAC) schemes and PHYsical (PHY) layer concepts to support a massive number of access requests. The concept of coded random access, introduced recently, greatly outperforms other random access methods and is inherently capable to take advantage of the capture...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    LEoNIDS: A Low-Latency and Energy-Efficient Network-Level Intrusion Detection System

    Over the past decade, design and implementation of low-power systems has received significant attention. While it started with data centers and battery-operated mobile devices, it has recently branched to core network devices such as routers. However, this emerging need for low-power system design has not been studied for security systems,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    Cloud Radio-Multistatic Radar: Joint Optimization of Code Vector and Backhaul Quantization

    A multi-static radar set-up is considered in which distributed receive antennas are connected to a Fusion Center (FC) via limited-capacity backhaul links. Similar to cloud radio access networks in communications, the receive antennas quantize the received baseband signal before transmitting it to the FC. The problem of maximizing the detection...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    MIMO Wiretap Channels With Unknown and Varying Eavesdropper Channel States

    In this paper, a class of information theoretic secrecy problems is addressed where the eavesdropper channel state is completely unknown to the legitimate parties. In particular, a Gaussian MIMO wiretap channel is considered, where the eavesdropper channel state can vary from one channel use to the next, and the overall...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    A Simple Distributed Power Control Algorithm for Cognitive Radio Networks

    In this paper, the authors study the power control problem for spectrum sharing based Cognitive Radio (CR) networks with multiple secondary Source-to-Destination (SD) pairs. A simple distributed algorithm is proposed for the Secondary Users (SUs) to iteratively adjust their transmit powers to improve the performance of the network. The proposed...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    Efficient Embedded Microprocessor

    In this paper, the authors are trying to introduce an embedded microprocessor which is combination of embedded system and microprocessor. These embedded microprocessors are 8 bit devices programmed in assembly language. These processors are used as microcontrollers in devices such as automotive ignition control, digital radio tuning, printers, mobile phones,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2014

    Opportunistic Channel Access and RF Energy Harvesting in Cognitive Radio Networks

    Radio Frequency (RF) energy harvesting is a promising technique to sustain operations of wireless networks. In a cognitive radio network, a secondary user can be equipped with RF energy harvesting capability. In this paper, the authors consider such a network where the secondary user can perform channel access to transmit...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Resource Allocation Optimization for Delay-Sensitive Traffic in Fronthaul Constrained Cloud Radio Access Networks

    The Cloud Radio Access Network (C-RAN) provides high spectral and energy efficiency performances, low expenditures and intelligent centralized system structures to operators, which has attracted intense interests in both academia and industry. In this paper, a Hybrid Coordinated Multi-Point transmission (H-CoMP) scheme is designed for the downlink transmission in C-RANs,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Ergodic Capacity Analysis of Remote Radio Head Associations in Cloud Radio Access Networks

    Characterizing user to Remote Radio Head (RRH) association strategies in Cloud Radio Access Networks (C-RANs) is critical for performance optimization. In this letter, the single nearest and N - nearest RRH association strategies are presented and the corresponding impact on the ergodic capacity of CRANs is analyzed, where RRHs are...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Sparse Beamforming and User-Centric Clustering for Downlink Cloud Radio Access Network

    In this paper, the authors consider a downlink Cloud Radio Access Network (C-RAN) in which all the Base-Stations (BSs) are connected to a central computing cloud via digital backhaul links with finite capacities. Each user is associated with a user-centric cluster of BSs; the central processor shares the user's data...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Heterogeneous Cloud Radio Access Networks: A New Perspective for Enhancing Spectral and Energy Efficiencies

    To mitigate the severe inter-tier interference and enhance limited cooperative gains resulting from the constrained and non-ideal transmissions between adjacent base stations in Heterogeneous Networks (HetNets), Heterogeneous Cloud Radio Access Networks (H-CRANs) are proposed as cost-efficient potential solutions through incorporating the cloud computing into HetNets. In this paper, state-of-the-art research...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Exploiting Mobility in Proportional Fair Cellular Scheduling: Measurements and Algorithms

    Proportional Fair (PF) scheduling algorithms are the de-facto standard in cellular networks. They exploit the users' channel state diversity (induced by fast-fading), and are optimal for stationary channel state distributions and an infinite time-horizon. However, mobile users experience a non-stationary channel, due to slow-fading (on the order of seconds), and...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Cross-Layer Control for Worse Case Delay Guarantees in Heterogeneous Powered Wireless Sensor Network Via Lyapunov Optimization

    The delay guarantee is a challenge in Wireless Sensor Networks (WSNs), where energy constraints must be considered. The coexistence of renewable energy and electricity grid is expected as a promising energy supply manner for WSNs to remain function for a potentially infinite lifetime. In this paper, the authors address cross-layer...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    A Practical, Secure, and Verifiable Cloud Computing for Mobile Systems

    Cloud computing systems, in which clients rent and share computing resources of third party platforms, have gained widespread use in recent years. Furthermore, cloud computing for mobile systems (i.e., systems in which the clients are mobile devices) have too been receiving considerable attention in technical literature. The authors propose a...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    The Information Funnel: Exploiting Named Data for Information-Maximizing Data Collection

    In this paper, the authors describe the exploitation of hierarchical data names to achieve information-utility maximizing data collection in social sensing applications. They describe a novel transport abstraction, called the information funnel. It encapsulates a data collection protocol for social sensing that maximizes a measure of delivered information utility that...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Beamforming for Cooperative Retransmission via User Relaying in Multiple Antenna Cellular Systems

    The authors propose a novel cooperative user relaying scheme for a two-user multiple antenna downlink cellular system where each user has to receive a certain required amount of information. A user who successfully receives its required amount of information is supposed to help the other user in receiving its required...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Improving Network Connectivity in the Presence of Heavy-Tailed Interference

    The Heavy Tailed (HT) traffic from wireless users, caused by the emerging Internet and multimedia applications, introduces a HT interference region within which network users will experience unbounded delay with infinite mean and/or variance. Specifically, it is proven that, if the network traffic of primary networks (e.g., cellular and Wi-Fi...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Spatial Coverage Cross-Tier Correlation Analysis for Heterogeneous Cellular Networks

    In the search for improved coverage and capacity, cellular networks are currently undergoing a major transformation. A thoroughly planned architecture comprised of macrocells served by large-coverage expensive Base Stations (BSs) is evolving toward a much more heterogeneous architecture where the macro-cell network is underlaid by one or several tiers of...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Energy Efficient Resource Allocation and User Scheduling for Collaborative Mobile Clouds with Hybrid Receivers

    In this paper, the authors study the resource allocation and user scheduling algorithm for minimizing the energy cost of data transmission in the context of OFDMA Collaborative Mobile Cloud (CMC) with Simultaneous Wireless Information and Power Transfer (SWIPT) receivers. The CMC, which consists of several collaborating MTs offers one potential...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    A Composite Approach to Self-sustainable Transmissions: Rethinking OFDM

    In this paper, the authors propose two novel strategies to extend the battery life of an Orthogonal Frequency Division Multiplexing (OFDM) receiver, by exploiting the concept of Wireless Power Transfer (WPT). First a new receiver architecture is devised that does not discard the Cyclic Prefix (CP), but instead, exploits it...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2014

    Enhanced Secrecy in Stochastic Wireless Networks: Artificial Noise with Secrecy Protected Zone

    Recently, the use of artificial noise has attracted considerable attention in enhancing the physical-layer security of wireless systems. However, the interaction between artificially generated noise and the inherent network interference can significantly affect the level of secrecy. In this paper, the authors consider the additional secrecy enhancement with artificial noise...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Bayesian Hierarchical Mechanism Design for Cognitive Radio Networks

    In this paper, the authors consider a cognitive radio network where the licensed network, referred to as the Primary User (PU) network, consists of a hierarchical structure in which multiple operators coexist in the same coverage area where each of the operators controls an exclusive set of frequency sub-bands. Unlicensed...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Performance Measurement of the CCNx Synchronization Protocol

    Content-Centric-Networking project (CCNx) is a software implementation of the content-centric networking approach. The motivation behind the CCNx synchronization protocol is to keep a collection of information synchronized between 2 CCNx nodes. An example of a possible synchronized collection is a private music directory that should be kept up-to-date in a...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Cooperation in Delay Tolerant Networks with Wireless Energy Transfer: Performance Analysis and Optimization

    The authors consider a Delay Tolerant Network (DTN) whose mobile nodes are assigned to collect packets from data sources and deliver them to a sink (i.e., a gateway). Each mobile node operates by using energy transferred wirelessly from the gateway. This paper addresses two major issues in such a network....

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Towards a Practical Survivable Intrusion Tolerant Replication System

    The increasing number of cyber attacks against critical infrastructures, which typically require large state and long system lifetimes, necessitates the design of systems that are able to work correctly even if part of them is compromised. The authors present the first practical survivable intrusion tolerant replication system, which defends across...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    The Mean Interference-to-Signal Ratio and its Key Role in Cellular and Amorphous Networks

    The authors introduce a simple yet powerful and versatile analytical framework to approximate the SIR distribution in the downlink of cellular systems. It is based on the mean interference to-signal ratio and yields the horizontal gap (SIR gain) between the SIR distribution in question and a reference SIR distribution. As...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Device-to-Device Communications Achieve Efficient Load Balancing in LTE-Advanced Networks

    In LTE-advanced networks, besides the overall coverage provided by traditional macrocells, various classes of low-power nodes (LPNs, like pico eNBs, femto eNBs, and relays) can be distributed throughout the macrocells as a more targeted underlay to further enhance the area spectral efficiency, alleviate traffic hot zones, and thus improve the...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Joint Design of Optimal Cooperative Jamming and Power Allocation for Linear Precoding

    Linear precoding and cooperative jamming for multiuser broadcast channel is studied to enhance the physical layer security. The authors consider the system where multiple independent data streams are transmitted from the base station to multiple legitimate users with the help of a friendly jammer. It is assumed that a normalized...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2014

    Backhaul-Constrained Small Cell Networks: Refunding and QoS Provisioning

    Small cell Access Points (SAPs) can offload macrocell traffic, improve indoor coverage and cell-edge user performance, and boost network capacity. In this paper, the authors investigate the problem faced by the Mobile Network Operator (MNO) on how to properly incentivize the existing private SAPs to serve extra roaming macrocell users....

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Oct 2013

    On the Feasibility of Completely Wirelesss Datacenters

    Conventional datacenters, based on wired networks, entail high wiring costs, suffer from performance bottlenecks, and have low resilience to network failures. In this paper, the authors investigate a radically new methodology for building wire-free datacenters based on emerging 60-GHz Radio Frequency (RF) technology. They propose a novel rack design and...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Jul 2006

    Matrix Multiplication on Two Interconnected Processors

    In this paper the authors present a new partitioning algorithm to perform matrix multiplication on two interconnected heterogeneous processors. Data is partitioned in a way which minimizes the total volume of communication between the processors compared to more general partitioning, resulting in a lower total execution time whenever the power...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Aug 2011

    Data Partitioning on Heterogeneous Multicore Platforms

    In this paper, the authors present two techniques for inter and intra-node data partitioning aimed at load balancing MPI applications on heterogeneous multicore platforms. For load balancing between the multicore nodes of a heterogeneous multicore cluster, they propose how to define a functional performance model of an individual multicore node...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2010

    Experimental Study of Six Different Implementations of Parallel Matrix Multiplication on Heterogeneous Computational Clusters of Multicore Processors

    Two strategies of distribution of computations can be used to implement parallel solvers for dense linear algebra problems for Heterogeneous Computational clusters of Multicore processors (HCoMs). These strategies are called Heterogeneous Process distribution Strategy (HPS) and Heterogeneous Data distribution Strategy (HDS). They are not novel and have been researched thoroughly....

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Jul 2006

    A Parallel Algorithm for the Solution of the Deconvolution Problem on Heterogeneous Networks

    In this paper the authors present a parallel algorithm for the solution of a least squares problem with structured matrices. This problem arises in many applications mainly related to digital signal processing. The parallel algorithm is designed to speed up the sequential one on heterogeneous networks of computers. The parallel...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2007

    Self-Compensating Design for Reduction of Timing and Leakage Sensitivity to Systematic Pattern-Dependent Variation

    Critical Dimension (CD) variation caused by defocus is largely systematic with dense lines \"Smiling\" through focus while isolated lines \"Frown.\" In this paper, the authors propose a new design methodology that allows explicit compensation of focus-dependent CD variation, in particular, either within a cell (self-compensated cells) or across cells in...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2013

    High-Performance Gate Sizing with a Signoff Timer

    Process and device scaling in late-CMOS technologies highlight leakage power as a critical challenge for the semiconductor industry. Careful gate sizing and Vth-swapping can reduce leakage, but prior optimizations based on convex or dynamic programming are often based on unrealistic assumptions about circuit delay and slew propagation, fail to handle...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2012

    Optimization of Overdrive Signoff

    In modern SOC implementations, multi-mode design is commonly used to achieve better circuit performance and power across voltage-scaling, \"Turbo\" and other operating modes. Although there are many tools for multi-mode circuit implementation, to the authors' knowledge there is no available systematic analysis or methodology for the selection of associated signoff...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2010

    Methodology From Chaos in IC Implementation

    Algorithms and tools used for IC implementation do not show deterministic and predictable behaviors with input parameter changes. Due to suboptimality and inaccuracy of underlying heuristics and models in EDA tools, overdesign using tighter constraints does not always result in better final design quality. Moreover, negligibly small input parameter changes...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2009

    Communication Modeling for System-Level Design

    Multi-Processor System-on-Chips (MPSoCs) are emerging as a popular SoC design platform. However, major challenges arise from non-scaling global wire delay and from the reuse of Intellectual Properties (IPs) from different vendors to meet tight time-to-market constraints. Designing the appropriate communication fabrics for such heterogeneous systems becomes a challenging task. In...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2009

    On Modeling and Sensitivity of Via Count in SOC Physical Implementation

    As VLSI technology nodes scale down, via defects are becoming a major yield concern. Thus, via estimation modeling is becoming more important for yield analysis. In this paper, the recent via distribution model of is revisited and analyzed, and possible inaccuracies and deficiencies are pointed out and experimentally verified. Then,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2010

    Toward Effective Utilization of Timing Exceptions in Design Optimization

    Timing exceptions in IC implementation processes, especially timing verification, help reduce pessimism that arises from unnecessary timing constraints by masking non-functional critical paths. Ideally, timing exceptions should always be helpful for Quality Of Results (QOR) metrics such as area or number of timing violations, and for design Turn-Around Time (TAT)...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Aug 2008

    Analytical Thermal Placement for VLSI Lifetime Improvement and Minimum Performance Variation

    DSM and nanometer VLSI designs are subject to an increasingly significant thermal effect on VLSI circuit lifetime and performance variation, which can be effectively subdued by VLSI placement. The authors propose analytical placement for accurate and efficient VLSI thermal optimization, and propose minimized maximum on-chip temperature as the thermal optimization...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Feb 2010

    Improved On-Chip Router Analytical Power and Area Modeling

    Over the course of this decade, uniprocessor chips have given way to multi-core chips which have become the primary building blocks of today's computer systems. The presence of multiple cores on a chip shifts the focus from computation to communication as a key bottleneck to achieving performance improvements. As industry...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Mar 2010

    Architectural-Level Prediction of Interconnect Wirelength and Fanout

    In this paper, the authors propose accurate architectural-level interconnect wirelength and fan-out models. Existing models are based on Rent's rule and fail to capture the impact of microarchitectural and implementation parameters. Hence, significant deviation is observed when validated against implementation data, i.e., up to 79% (22%) in total wirelength (average...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2006

    A Fast Hierarchical Quadratic Placement Algorithm

    Placement is a critical component of today's physical-synthesis flow with tremendous impact on the final performance of Very Large Scale Integration (VLSI) designs. Unfortunately, it accounts for a significant portion of the overall physical-synthesis runtime. With the complexity and the netlist size of today's VLSI design growing rapidly, clustering for...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Feb 2006

    Computer-Aided Optimization of DNA Array Design and Manufacturing

    DNA probe arrays, or DNA chips, have emerged as a core genomic technology that enables cost-effective gene expression monitoring, mutation detection, single nucleotide polymorphism analysis, and other genomic analyses. DNA chips are manufactured through a highly scalable process called Very Large-Scale Immobilized Polymer Synthesis (VLSIPS) that combines photolithographic technologies adapted...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Mar 2006

    New and Improved BIST Diagnosis Methods From Combinatorial Group Testing Theory

    The authors examine the general problem of Built-In-Self-Test (BIST) diagnosis in digital logic systems. The BIST diagnosis problem has applications that include identification of erroneous test vectors, faulty scan cells, and faulty items. They develop an abstract model of this problem and show a fundamental correspondence to the well-established subject...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2013

    Incremental Multiple-Scan Chain Ordering for ECO Flip-Flop Insertion

    Testability of ECO logic is currently a significant bottleneck in the SOC implementation flow. Front-end designers sometimes require large functional ECOs close to scheduled tape out dates or for later design revisions. To avoid loss of test coverage, ECO flip-flops must be added into existing scan chains with minimal increase...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2013

    Statistical Analysis and Modeling for Error Composition in Approximate Computation Circuits

    Aggressive requirements for low power and high performance in VLSI designs have led to increased interest in approximate computation. Approximate hardware modules can achieve improved energy efficiency compared to accurate hardware modules. While a number of previous works have proposed hardware modules for approximate arithmetic, these works focus on solitary...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Feb 2013

    Reliability-Constrained Die Stacking Order in 3DICs Under Manufacturing Variability

    3D Integrated Circuits (3DICs) with Through-Silicon Vias (TSVs) are an important direction for semiconductor-based products and \"More than Moore\" scaling. However, 3DICs bring simultaneous challenges of reliability (power and temperature in stacks of thinned die) as well as variability (performance and power) in advanced technology nodes. In this paper, the...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2011

    Automatic Timing Granularity Adjustment for Host-Compiled Software Simulation

    Host-compiled simulation has been widely adopted as a practical approach for fast and high-level evaluation of complex software-intensive systems at early stages of the design process. In such approaches, higher speed is achieved by coarse-grained simulation of the system, which also leads to a loss in timing accuracy. To eliminate...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Mar 2009

    Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures

    Horizontally Partitioned Caches (HPCs) are a power-efficient architectural feature in which the processor maintains two or more data caches at the same level of hierarchy. HPCs help reduce cache pollution and thereby improve performance. Consequently, most previous research has focused on exploiting HPCs to improve performance and achieve energy reduction...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Nov 2010

    3.5-D Blocking Optimization for Stencil Computations on Modern CPUs and GPUs

    Stencil computation sweeps over a spatial grid over multiple time steps to perform nearest-neighbor computations. The bandwidth-to-compute requirement for a large class of stencil kernels is very high, and their performance is bound by the available memory bandwidth. Since memory bandwidth grows slower than compute, the performance of stencil kernels...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Aug 2006

    Implementation and Evaluation of On-Chip Network Architectures

    Driven by the need for higher bandwidth and complexity reduction, off-chip interconnect has evolved from proprietary busses to networked architectures. A similar evolution is occurring in on-chip interconnect. This paper presents the design, implementation and evaluation of one such on-chip network, the TRIPS OCN. The OCN is a wormhole routed,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Dec 2011

    Abstract System-Level Models for Early Performance and Power Exploration

    With increasing complexity of today's embedded systems, research has focused on developing fast, yet accurate high-level and executable models of complete platforms. These models address the need for hardware/software co-simulation of the entire system at early stages of the design. Traditional models tend to be either slow or inaccurate. In...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Aug 2008

    Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications

    As technology advances, it becomes feasible to implement a large Multi-Processor System-on-Chips (MPSoCs) to satisfy the increased performance demands of embedded applications. The increased complexity of systems leads to an increased power consumption. Reducing the consumption is an important task, considering that the available power may be limited in battery-operated...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Sep 2009

    Partially Protected Caches to Reduce Failures Due to Soft Errors in Multimedia Applications

    With advances in process technology, soft errors are becoming an increasingly critical design concern. Owing to their large area, high density, and low operating voltages, caches are worst hit by soft errors. Based on the observation that in multimedia applications, not all data require the same amount of protection from...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    Tyche: An Efficient Ethernet-Based Protocol for Converged Networked Storage

    Current technology trends for efficient use of infrastructures dictate that storage converges with computation by placing storage devices, such as NVM-based cards and drives, in the servers themselves. With converged storage the role of the interconnect among servers becomes more important for achieving high I/O throughput. Given that Ethernet is...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    A Protected Block Device for Persistent Memory

    Persistent Memory (PM) technologies, such as Phase Change Memory (PCM), STT-RAM, and memristors, are receiving increasingly high interest in academia and industry. PM provides many attractive features, such as DRAM-like speed and storage like persistence. Yet, because it draws a blurry line between memory and storage, neither a memory- or...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    The Case for Sampling on Very Large File Systems

    Sampling has long been a prominent tool in statistics and analytics, first and foremost when very large amounts of data are involved. In the realm of very large file systems (and hierarchical data stores in general), however, sampling has mostly been ignored and for several good reasons. Mainly, running sampling...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    Virtualization-Aware Access Control for Multitenant Filesystems

    In a virtualization environment that serves multiple tenants, storage consolidation at the filesystem level is desirable because it enables data sharing, administration efficiency, and performance optimizations. The scalable deployment of filesystems in such environments is challenging due to intermediate translation layers required for networked file access or identity management. The...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    CBM: A Cooperative Buffer Management for SSD

    Random writes significantly limit the application of Solid State Drive (SSD) in the I/O intensive applications such as scientific computing, Web services, and database. While several buffer management algorithms are proposed to reduce random writes, their ability to deal with workloads mixed with sequential and random accesses is limited. In...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    Toward I/O-Efficient Protection Against Silent Data Corruptions in RAID Arrays

    Although RAID is a well-known technique to protect data against disk errors, it is vulnerable to silent data corruptions that cannot be detected by disk drives. Existing integrity protection schemes designed for RAID arrays often introduce high I/O overhead. The author's key insight is that by properly designing an integrity...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    SSD-Optimized Workload Placement with Adaptive Learning and Classification in HPC Environments

    In recent years, Non-Volatile Memory (NVM) devices such as SSD drives have emerged as a viable storage solution due to their increasing capacity and decreasing cost. Due to the unique capability and capacity requirements in large scale HPC (High Performance Computing) storage environment, a hybrid configuration (SSD and HDD) may...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    Automatic Generation of Behavioral Hard Disk Drive Access Time Models

    Predicting access times is a crucial part of predicting Hard Disk Drive (HDD) performance. Existing approaches use white-box modeling and require intimate knowledge of the internal layout of the drive, which can take months to extract. Automatically learning this behavior is a much more desirable approach, requiring less expert knowledge,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // May 2014

    Client-Aware Cloud Storage

    Cloud storage is receiving high interest in both academia and industry. As a new storage model, it provides many attractive features, such as high availability, resilience, and cost efficiency. Yet, cloud storage also brings many new challenges. In particular, it widens the already-significant semantic gap between applications, which generate data,...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2013

    Dynamic I/O Congestion Control in Scalable Lustre File System

    This paper introduces a scalable I/O model of Lustre file system and proposes a dynamic I/O congestion control mechanism to support the incoming exascale HPC systems. Under its control, clients are allowed to issue more concurrent I/O requests to servers, which optimizes the utilization of the network/server resources and improves...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2013

    Optimizing a Hybrid SSD/HDD HPC Storage System Based on File Size Distributions

    The authors studied file size distributions from 65 customer installations and a total of nearly 600 million files. They found that between 25% and 90% of all files are 64 Kbytes or less in size, yet these files account for less than 3% of the capacity in most cases. In...

    Provided By Institute of Electrical & Electronic Engineers

  • White Papers // Apr 2013

    SOS: Software-Based Out-of-Order Scheduling for High-Performance NAND Flash-Based SSDs

    The authors propose an efficient software-based out-of-order scheduling technique, called SOS, for high-performance NAND flash-based SSDs. Unlike an existing hardware-based out-of-order technique, their proposed software-based solution, SOS, can make more efficient out-of-order scheduling decisions by exploiting various mapping information and I/O access characteristics obtained from the Flash Translation Layer (FTL)...

    Provided By Institute of Electrical & Electronic Engineers