Date Added: Sep 2011
This paper deals with an FPGA implementation of a high performance FM modulator and demodulator for Software Defined Radio (SDR) system. The individual component of proposed FM modulator and demodulator has been optimized in such a way that the overall design consists of a high-speed, area optimized and low-power features. The modulator and demodulator contain an optimized Direct Digital Frequency Synthesizer (DDFS) based on quarter-wave symmetry technique for generating the carrier frequency with Spurious Free Dynamic Range (SFDR) of more than 64 dB. The FM modulator uses pipelined version of the DDFS to support the up conversion in the digital domain.