A System Design Methodology for Reducing System Integration Time and Facilitating Modular Design Verification

In this paper, the authors provide a realistic case study of using the previously introduced SIMPPL system architectural model, which fixes the physical interface and communication protocols between Processing Elements (PEs) using PE-specific SIMPPL controllers. The implementation of a real-time MPEG-1 video decoder using SIMPPL provides a practical demonstration of how the complexity of system-level design issues is reduced by enabling rapid system-level integration and on-chip verification. The adaptation of the MPEG-1 PEs into the SIMPPL framework combined with the system level integration was accomplished in 72.5 hours, which is only 4.5% of the overall system design time, instead of the more typical system integration times that can be as much as 30% of the design time.

Provided by: University of Toronto Topic: Hardware Date Added: Jan 2015 Format: PDF

Find By Topic