Download now Free registration required
This paper describes the design of an All-Digital Phase Locked Loop (ADPLL) for wireless applications in the WiMAX 3.3-3.8 bandwidth. The Time/Digital Converter (TDC) sets the in-band noise and it may be responsible for the presence of spurious tones at the PLL output. The TDC is implemented as a Delay-Locked Loop (DLL) to be insensitive to process spreads and it uses a lead-lag phase detector and a digital loop filter to further take advantage of the digital approach. The most important source of spurs is identified in the time skew between counter and TDC in the PLL. This mechanism gives rise to a glitch in the digital feedback signal and spurs in the output spectrum.
- Format: PDF
- Size: 289.8 KB