Adaptive Channel Buffers in On-Chip Interconnection Networks- A Power and Performance Analysis

Download Now Free registration required

Executive Summary

On-Chip Interconnection Networks (OCINs) have emerged as a modular and scalable solution for wire delay constraints in deep submicron VLSI design. OCIN research has shown that the design of buffers in the router influences the energy consumption, area overhead, and overall performance of the network. In this paper, the authors propose low-power low-area OCIN architecture by reducing the number of buffers within the router. To minimize the performance degradation due to the reduced buffer size, they use the already existing repeaters along the inter-router channels to double as buffers along the channel when required.

  • Format: PDF
  • Size: 3786.2 KB