An Analytical Model Relating FPGA Architecture to Logic Density and Depth

This paper presents an analytical model that relates FPGA architectural parameters to the logic size and depth of an FPGA implementation. In particular, the model relates the lookup-table size, the cluster size, and the number of inputs per cluster to the amount of logic that can be packed into each lookup-table and cluster, the number of used inputs per cluster, and the depth of the circuit after technology mapping and clustering. Comparison to experimental results shows that the authors' model has good accuracy.

Provided by: Institute of Electrical and Electronics Engineers Topic: Hardware Date Added: Sep 2010 Format: PDF

Find By Topic