An Innovational Intermittent Algorithm in Networks-on-Chip (NOC)

Free registration required

Executive Summary

Every day human life experiences new equipments more automatic and with more abilities. So the need for faster processors doesn't seem to finish. Despite new architectures and higher frequencies, a single processor is not adequate for many applications. Parallel processing and networks are previous solutions for this problem. The new solution to put a network of resources on a chip is called NOC (Network On a Chip). The more usual topology for NOC is mesh topology. There are several routing algorithms suitable for this topology such as XY, fully adaptive, etc. In this paper the authors have suggested a new algorithm named Intermittent X, Y (IX/Y). They have developed the new algorithm in simulation environment to compare delay and power consumption with elders' algorithms.

  • Format: PDF
  • Size: 339.8 KB