Download now Free registration required
This paper describes herein the APElink+ board, a PCIe interconnect adapter featuring the latest advances in wire speed and interface technology plus hardware support for a RDMA programming model and experimental acceleration of GPU networking; this design allows them to build a low latency, high bandwidth PC cluster, the APEnet+ network, the new generation of the cost-effective, tens-of-thousands-scalable cluster network architecture. Some test results and characterization of data transmission of a complete testbench, based on a commercial development card mounting an Altera FPGA, are provided.
- Format: PDF
- Size: 920.43 KB