Area-Efficient FPGA Logic Elements: Architecture and Synthesis

Free registration required

Executive Summary

The authors consider architecture and synthesis techniques for FPGA logic elements (function generators) and show that the LUT-based logic elements in modern commercial FPGAs are over-engineered. Circuits mapped into traditional LUT-based logic elements have speeds that can be achieved by alternative logic elements that consume considerably less silicon area. They introduce the concept of a trimming input to a logic function, which is an input to a K-variable function about which Shannon decomposition produces a cofactor having fewer than K-1 variables.

  • Format: PDF
  • Size: 157.4 KB