Processors

Code Transformations for TLB Power Reduction

Download Now Free registration required

Executive Summary

The Translation Look-aside Buffer (TLB) is a very important part in the hardware support for virtual memory management implementation of high performance embedded systems. The TLB though small is frequently accessed, and therefore not only consumes significant energy, but also is one of the important thermal hot-spots in the processor. Recently, several circuit and microarchitectural implementations of TLBs have been proposed to reduce TLB power. One simple, yet effective TLB design for power reduction is the Use-Last TLB architecture proposed in IEEE J Solid State Circuits, 1190 - 1199, (2004). The Use-Last TLB architecture reduces the power consumption when the last page is accessed again.

  • Format: PDF
  • Size: 876.4 KB