Hardware

Complex Event Detection at Wire Speed With FPGAs

Free registration required

Executive Summary

Complex event detection is an advanced form of data stream processing where the stream(s) are scrutinized to identify given event patterns. The challenge for many Complex Event Processing (CEP) systems is to be able to evaluate event patterns on high-volume data streams while adhering to real-time constraints. To solve this problem, in this paper the authors present a hardware-based complex event detection system implemented on Field-Programmable Gate Arrays (FPGAs). By inserting the FPGA directly into the data path between the network interface and the CPU, the solution can detect complex events at gigabit wire speed with constant and fully predictable latency, independently of network load, packet size, or data distribution.

  • Format: PDF
  • Size: 822.6 KB