Hardware

Comprehensive Review and Comparative Analysis of Hardware Architectures for Sobel Edge Detector

Free registration required

Executive Summary

In this paper, the authors presents a comprehensive review and a comparative study of various hardware/FPGA implementations of Sobel edge detector and explored different architectures for Sobel gradient computation unit in order to show the various trade-offs involved with choosing one over another. The different architectures using pipelining and/or parallelism (key methodologies for improving the performance/frame rates) are explored for gradient computation unit in Sobel edge detector. It has been demonstrated that how the different architectures affected performance (in terms of video frame rate and image size) and area (in terms of FPGA resources usages).

  • Format: PDF
  • Size: 256.3 KB