Storage

Delay and Energy Consumption Analysis of Conventional SRAM

Free registration required

Executive Summary

The energy consumption and delay in read/write operation of conventional SRAM is investigated analytically as well as by simulation. Explicit analytical expressions for the energy consumption and delay in read and write operation as a function of device parameters and supply voltage are derived. The expressions are useful in predicting the effect of parameter changes on the energy consumption and speed as well as in optimizing the design of conventional SRAM. HSPICE simulation in standard 0.25?m CMOS technology confirms precision of analytical expressions derived from this paper.

  • Format: PDF
  • Size: 685 KB