Hardware

Design and Analysis of a Fault Tolerant Microprocessor Based on Triple Modular Redundancy Using VHDL

Free registration required

Executive Summary

There are numerous real time & operation critical systems in which the failure of the system is unacceptable at any stage of processing. The examples of such systems are like ATM machines, satellites, spacecraft etc. In this paper a fault tolerant microprocessor is developed by using checker units with a fault secure ALU and to develop a fault secure ALU the parity prediction logic and two rail checker method was used. Finally triple modular redundancy is applied to develop a fault tolerant processor. The Proposed method was validated using the VHDL test environment and the results showed that the reliability of the system increased with a little area overhead.

  • Format: PDF
  • Size: 814.2 KB