Hardware

Design and Implementation of Morphological Operations Using Reconfigurable Processor

Free registration required

Executive Summary

In this paper, the authors present a novel approach to reconfigurable processor which has been applied for binary image processing The processor's architecture is a combination of a reconfigurable binary processing module, input and output image control units, and peripheral circuits. The reconfigurable binary processing module, which consists of mixed-grained reconfigurable binary compute units and output control logic, performs binary image processing operations. Each binary compute unit performs different operations such as median filtering, dilation, erosion and binarization respectively.

  • Format: PDF
  • Size: 307.01 KB