Date Added: Jul 2011
The design and implementation of a programmable Cyclic Redundancy Check (CRC) computation circuit architecture, suitable for deployment in network related System-on-Chips (SoCs) is presented. The architecture has been designed to be field reprogrammable so that it is fully flexible in terms of the polynomial deployed and the input port width. The circuit includes an embedded configuration controller that has a low reconfiguration time and hardware cost. The circuit has been synthesised and mapped to 130-nm UMC standard cell ASIC technology and is capable of supporting line speeds of 5Gb/s.