Hardware Investigate

Design and Test Strategies for Microarchitectural Post-Fabrication Tuning

Download now Free registration required

Executive Summary

Process variations are a major hurdle for continued technology scaling. Both systematic and random variations will affect the critical delay of fabricated chips, causing a wide frequency and power distribution. Tuning techniques adapt the microarchitecture to mitigate the impact of variations at post-fabrication testing time. This paper proposes a new post-fabrication testing framework that accounts for testing costs. This framework uses on-chip canary circuits to capture systematic variation while using statistical analysis to estimate random variation.

  • Format: PDF
  • Size: 772.3 KB