Storage

Dual-Port SDRAM Optimization With Semaphore Authority Management Controller

Free registration required

Executive Summary

This paper proposes the Semaphore Authority Management (SAM) controller to optimize the Dual-Port SDRAM (DPSDRAM) in the mobile multimedia systems. Recently, the DPSDRAM with a shared bank enabling the exchange of data between two processors at high speed has been developed for mobile multimedia systems based on dual-processors. However, the latency of DPSDRAM caused by the semaphore for preventing the access contention at the shared bank slows down the data transfer rate and reduces the memory bandwidth. The methodology of SAM increases the data transfer rate by minimizing the semaphore latency. The SAM prevents the latency of reading the semaphore register of DPSDRAM, and reduces the latency of waiting for the authority of the shared bank to be changed.

  • Format: PDF
  • Size: 743.27 KB