Efficient Design of Routing Node to Evaluate the Performance of Network Based Communication Infrastructure for SOC Design

Free registration required

Executive Summary

The current trend in technology has lead to the emergence of complex Systems-on-Chip (SoC). Traditionally, shared busses were used for communication between the different components in an SoC in which a communication link is shared between components in a time-division fashion, resulting in a communication latency. To overcome the limitations of common bus based design the authors have proposed Network-On-Chip based SoC architecture. The aim of this paper is to present a modified architecture of the routing node to achieve higher area and power efficiency using changes at the RTL architecture level. FPGA implementation of 4x4 Router has been performed on Xilinx Spartan-3 FPGA XC3S400.

  • Format: PDF
  • Size: 1116.16 KB