Efficient Processor Support for DRFx, a Memory Model With Exceptions

A longstanding challenge of shared-memory concurrency is to provide a memory model that allows for efficient implementation while providing strong and simple guarantees to programmers. The C++0x and Java memory models admit a wide variety of compiler and hardware optimizations and provide Sequentially Consistent (SC) semantics for data-race-free programs. However, they either do not provide any semantics (C++0x) or provide a hard-to-understand semantics (Java) for racy programs, compromising the safety and debuggability of such programs.

Provided by: Association for Computing Machinery Topic: Data Centers Date Added: Jan 2011 Format: PDF

Find By Topic