Download Now Free registration required
This paper presents a system consisting of the FPGA IP core, the simple network protocol and the Linux device driver, capable of efficient and reliable data transmission from a low resources FPGA chip to the Linux-based embedded computer system, via a private Ethernet network (consisting of a single segment or a few segments connected via an Ethernet switch). The embedded system may optionally process the acquired data, and distribute them further, using standard network protocols. Proposed design targets cost-efficient multichannel data acquisition systems, in which multiple FPGA based Front End Boards (FEB) should transmit the stream of acquired data to the computer network, responsible for their final processing and archiving.
- Format: PDF
- Size: 205.48 KB