Download now Free registration required
Embedded reconfigurable architectures are currently attracting increasing attention in the wireless communications industry due to the escalating number of wireless standards in today's market. Application Specific Instruction-set Processors (ASIPs) present a reconfigurable solution that offers a compromise between programmability and low power consumption. In this paper, the design and implementation of an embedded synchronization and acquisition ASIP for OFDM based systems is proposed. The engine architecture is presented and the programming model is explained in details. The proposed engine is scalable and it can be configured to support a multitude of synchronization algorithms and OFDM standards. While applicable to many OFDM systems, the proposed architecture was successfully verified on Long Term Evolution (LTE Rel. 8) and WiMAX 802.16e systems.
- Format: PDF
- Size: 439.2 KB