Processors

Energy Scalability of On-Chip Interconnection Networks in Multicore Architectures

Download Now Free registration required

Executive Summary

On-Chip interconnection Networks (OCNs) such as point-to-point networks and buses form the communication backbone in systems-on-a-chip, multicore processors, and tiled processors. OCNs can consume significant portions of a chip's energy budget, so analyzing their energy consumption early in the design cycle becomes important for architectural design decisions. Although numerous studies have examined OCN implementation and performance, few have examined energy. This paper develops an analytical framework for energy estimation in OCNs and presents results based on both analytical models of communication patterns and real network traces from applications running on a tiled multicore processor.

  • Format: PDF
  • Size: 411.6 KB