Download now Free registration required
The advanced encryption standard can be programmed in software or built with pure hardware. However Field Programmable Gate Arrays (FPGAs) offer a quicker, more customizable solution. This research investigates the AES algorithm with regard to FPGA and the Very High Speed Integrated Circuit Hardware Description Language (VHDL). Software is used for simulation and optimization of the synthesizable VHDL code. All the transformations of both encryptions and decryption are simulated using an iterative design approach in order to minimize the hardware consumption.
- Format: PDF
- Size: 364.9 KB