Extending the Effectiveness of 3D-Stacked DRAM Caches With an Adaptive Multi-Queue Policy
3D-integration is a promising technology to help combat the "MemoryWall" in future multi-core processors. Past work has considered using 3D-stacked DRAM as a large last-level cache (LLC). While significant performance benefits can be gained with such an approach, there remain additional opportunities beyond the simple integration of commodity DRAM chips. In this work, the authors leverage the hardware organization typical of DRAM architectures to propose new cache management policies that would otherwise not be practical for standard SRAM-based caches.