Date Added: Dec 2009
This paper presents an architecture for a reconfigurable device that is specifically optimized for floating-point applications. Fine-grained units are used for implementing control logic and bit-oriented operations, while parameterized and reconfigurable word-based coarse-grained units incorporating word-oriented lookup tables and floating-point operations are used to implement data-paths. In order to facilitate comparison with existing FPGA devices, the virtual embedded block scheme is proposed to model embedded blocks using existing Field-Programmable Gate Array (FPGA) tools. This methodology involves adopting existing FPGA resources to model the size, position, and delay of the embedded elements.