Download now Free registration required
A large-capacity, multi-plane, multi-stage buffered packet switch, called the TrueWay switch, was previously proposed by the authors. It can achieve hundreds of terabits/sec capacity. A small-scale TrueWay switch was prototyped to demonstrate the concept and feasibility. Three different load balancing schemes were investigated to achieve high throughput and low average delay with a moderate speedup. In this paper, the authors focus on the study of one of the load balancing schemes, window-based re-sequencing scheme, without a speedup. It is the most promising one among the three in terms of performance. Buffered switch modules are used in different stages to eliminate the need of centralized scheduling.
- Format: PDF
- Size: 3627.7 KB