FPGA Implementation of RSA Encryption System
"In this paper, the authors present the architecture and modeling of RSA public key encryption/decryption systems. It supports multiple key sizes like 128 bits, 256 bits, 512 bits. Therefore it can easily be fit into the different systems requiring different levels of security. In this paper, simple shift and add algorithm is used to implement the blocks. It makes the processing time faster and used comparatively smaller amount of space in the FPGA due to its reusability. Each block is coded with very high speed integrated circuit hardware description language. The VHDL code is synthesized and simulated using Xilinx-ISE 10.1."