Download now Free registration required
This paper present a Xilinx Virtex-5 FPGA implementation of a low power Spatial Modulation (SM) based transmitter for the Multiple-Input Multiple Output (MIMO) systems. The low power consumption is achieved using fractional bit encoding and a data dependency check before the spatial multiplexing. This data dependency check allows efficient selection of antennas for parallel transmission of data while the Fractional Bit Encoding (FBE) is modulus conversion scheme which convert the incoming bit stream to numbers in an arithmetic base, or modulus, that is not a power of 2.
- Format: PDF
- Size: 257.5 KB