Guaranteeing Silicon Performance With FPGA Timing Models

How can a designer accurately predict the time delays of a fully customizable integrated circuit? The answer to this question is "Not very easily." There are many factors that limit and increase the complexity of accurately modeling time delays in an integrated circuit. A few of these factors include, but are not limited to large space of valid operating conditions (voltage, temperature, process, etc.), complex physical phenomena with (often) non-linear and complicated models, and variability of mass-produced silicon. Altera has devised a method to accurately predict the time delays for all designs implemented in its FPGAs.

Provided by: Altera Topic: Hardware Date Added: Aug 2010 Format: PDF

Find By Topic