Download now Free registration required
In an effort to push the envelope of system performance, microprocessor designs are continually exploiting higher levels of instruction-level parallelism, resulting in increasing bandwidth demands on the address translation mechanism. Most current microprocessor designs meet this demand with a multi-ported TLB. While this design provides an excellent hit rate at each port, its access latency and area grow very quickly as the number of ports is increased. As bandwidth demands continue to increase, multi-ported designs will soon impact memory access latency. This paper presents four high-bandwidth address translation mechanisms with latency and area characteristics that scale better than a multi-ported TLB design.
- Format: PDF
- Size: 161 KB