Software

High-Speed Multiplier Design Using Multi-Operand Multipliers

Download Now Free registration required

Executive Summary

Multiplication is one of the major bottlenecks in most digital computing and signal processing systems, which depends on the word size to be executed. This paper presents three deferent designs for three-operand 4-bit multiplier for positive integer multiplication, and compares them in regard to timing, dynamic power, and area with classical method of multiplication performed on today architects. The three-operand 4-bit multipliers structure introduced, serves as a building block for three-operand multipliers in general. Multipliers are used in most arithmetic computing systems such as 3D graphics, signal processing, and etc.

  • Format: PDF
  • Size: 227.6 KB