Download Now Free registration required
This paper presents a parallel processing searcher structure for the initial synchronization of a Direct Sequence Ultra-WideBand (DS-UWB) system, which is suitable for the digital implementation of baseband functionalities with a 1.32 Gsample/s chip rate analog-to-digital converter. An initial timing acquisition algorithm and a data demodulation method are also studied. The proposed searcher effectively acquires initial symbol and frame timing during the preamble transmission period. A hardware efficient receiver structure using 24 parallel digital correlators for binary phase-shift keying DS-UWB transmission is presented.
- Format: PDF
- Size: 570.21 KB