Low-Power Full Adder Array-Based Multiplier With Domino Logic

A circuit design for a low-power full adder array-based multiplier in domino logic is proposed. It is based on Wallace tree technique. Clocked architecture results in lower power dissipation and improvements in power-delay product. The proposed technique is general and can be used in all domino logic circuit designs. Higher order multipliers like 16x16, 32x32 may also be implemented using 4x4 bit multiplier and hence a modular design is presented by constructing an 8x8 multiplier using multiple 4x4 multipliers.

Provided by: International Journal of Advanced Research in Computer Engineering & Technology Topic: Hardware Date Added: Jun 2012 Format: PDF

Download Now

Find By Topic