Moguls: A Model to Explore the Memory Hierarchy for Bandwidth Improvements

In recent years, the increasing number of processor cores and limited increases in main memory bandwidth have led to the problem of the bandwidth wall, where memory bandwidth is becoming a performance bottleneck. This is especially true for emerging latency-insensitive, bandwidth-sensitive applications. Designing the memory hierarchy for a platform with an emphasis on maximizing bandwidth within a fixed power budget becomes one of the key challenges. To facilitate architects to quickly explore the design space of memory hierarchies, the authors propose an analytical performance model called Moguls.

Provided by: Association for Computing Machinery Topic: Data Centers Date Added: Jun 2011 Format: PDF

Find By Topic