Processors

Moguls: A Model to Explore the Memory Hierarchy for Bandwidth Improvements

Free registration required

Executive Summary

In recent years, the increasing number of processor cores and limited increases in main memory bandwidth have led to the problem of the bandwidth wall, where memory bandwidth is becoming a performance bottleneck. This is especially true for emerging latency-insensitive, bandwidth-sensitive applications. Designing the memory hierarchy for a platform with an emphasis on maximizing bandwidth within a fixed power budget becomes one of the key challenges. To facilitate architects to quickly explore the design space of memory hierarchies, the authors propose an analytical performance model called Moguls.

  • Format: PDF
  • Size: 558 KB