MPSoC Bus Architecture Optimization Under Performance Constraints for Multiple Applications

Free registration required

Executive Summary

Optimization of interconnects among processors and memories becomes important as multiple processors and memories can be integrated on a Multi-Processor System-on-Chip (MPSoC). Since the optimal interconnection architecture is usually dependent on the application, systematic design methodology for various data transfer requirements is necessary. In this paper, the authors propose a new optimized bus design methodology under performance constraints. Optimized bus architecture is found to satisfy performance constraints for a single or multiple applications. When compared to unoptimized architectures, their method can reduce the bus switch logic circuits significantly (by more than 50% sometimes).

  • Format: PDF
  • Size: 1095.68 KB