Hardware

Reconfigurable Embedded Multiprocessor Architecture With ARISE Interface Using FPGA

Free registration required

Executive Summary

Modern Embedded multiprocessor design presents challenges and opportunities that stem from task coarse granularity and the large number of inputs and outputs for each task. They are complex systems that often require years to design and verify. A significant factor is that engineers must allocate a disproportionate share of their effort to ensure that modern FPGA chips architecture behave correctly. Therefore, in order to reduce the complexity in design and verification, a new architecture is proposed which is implemented using FPGA.

  • Format: PDF
  • Size: 101.4 KB