Hardware

Reducing FPGA Reconfiguration Time Overhead Using Virtual Configurations

Download Now Free registration required

Executive Summary

Reconfiguration time overhead is a critical factor in determining the system performance of FPGA dynamically reconfigurable designs. To reduce the reconfiguration overhead, the most straightforward way is to increase the reconfiguration throughput, as many previous contributions did. In addition to shortening FPGA reconfiguration time, the authors introduce a new concept of Virtual ConFigurations (VCF) in this paper, hiding dynamic reconfiguration time in the background to reduce the overhead. Experimental results demonstrate up to 29.9% throughput enhancement by adopting two VCFs in a consumer reconfigurable design. The packet latency performance is also largely improved by extending the channel saturation to a higher packet injection rate.

  • Format: PDF
  • Size: 369.6 KB