Mobility

Software Programmable Data Allocation in Multi-Bank Memory of SIMD Processors

Free registration required

Executive Summary

The host-SIMD style heterogeneous multi-processor architecture offers high computing performance and user-friendly programmability. It explores both task level parallelism and data level parallelism by the on-chip multiple SIMD coprocessors. For embedded DSP applications with predictable computing feature, this architecture can be further optimized for performance, implementation cost and power consumption. The optimization could be done by improving the SIMD processing efficiency and reducing redundant memory accesses and data shuffle operations. This paper introduces one effective approach by designing a software programmable multi-bank memory system for SIMD processors.

  • Format: PDF
  • Size: 350.07 KB