Strategies & Methodologies for Low Power VLSI Designs: A Review

Low power has emerged as a principal theme in today's world of electronics industries. Power dissipation has become an important consideration as performance and area for VLSI Chip design. With shrinking technology reducing power consumption and over all power management on chip are the key challenges below 100nm due to increased complexity. For many designs, optimization of power is important as timing due to the need to reduce package cost and extended battery life. For power management leakage current also plays an important role in low power VLSI designs. Leakage current is becoming an increasingly important fraction of the total power dissipation of integrated circuits.

Provided by: International Journal of Advances in Engineering & Technology (IJAET) Topic: Hardware Date Added: May 2011 Format: PDF

Download Now

Find By Topic