Processors

VHDL Implementation of a MIPS RISC Processor

Free registration required

Executive Summary

The implementation of 32 bit RISC processor with Microprocessor without Interlocked Pipeline Stages (MIPS) is presented. It was implemented in VHDL so as to reduce the instruction set present in the programmable memory. As the result the processor will contain the necessary logics for the implementation that requires fewer gates to be synthesized in the programmable matrix and has the capability to increase the speed of the target processor. Now-a-days, embedded microprocessors are used in a variety of electronic gadgets such as personal computers, cell phones, and robots.

  • Format: PDF
  • Size: 1015.5 KB