Processors Investigate

VLSI Design of a 16-Bit Pipelined RISC Processor

Download now Free registration required

Executive Summary

In this paper, the authors have described the design of a 16-bit pipelined RISC processor for applications in real-time embedded systems. The processor executes most of the instructions in single machine cycle making it ideal for use in high speed systems. The processor has been designed to be implemented on an FPGA using VHDL such that one can reconfigure it according to specific requirements of the target applications. The processor is powerful enough to be used as a stand-alone processing element and is generic enough to be used in multi-processor System on Chip.

  • Format: PDF
  • Size: 145 KB