Download Now Free registration required
This paper presents a word length selection method for the implementation of digital controllers in both fixed-point and floating point hardware on FPGAs. This method uses the new types defined in the VHDL-2008 fixed-point and floating-point packages. These packages allow customizing the word length of fixed and floating point representations and shorten the design cycle simplifying the design of arithmetic operations. The method performs bit-true simulations in order to determine the word length to represent the constant coefficients and the internal signals of the digital controller while maintaining the control system specifications.
- Format: PDF
- Size: 3338.7 KB