A Low Power CMOS CORDIC Processor Design for Wireless Telecommunication

Source: Northeastern University

Favorite

Free registration required

A CORDIC processor for wire telecommunication is integrated in a 0.5ìm CMOS technology. The CORDIC (Coordinate Rotation DIgital Computer) processor reduces the circuit complexity by performing a sequence of elementary rotations using shift and add operations without multiplications. Hard wired-logic eliminates the shifter and includes pre-calculated arctan angle values. The average power consumption is 76mW with 50MHz clock and 5V power supply. The fabricated modulator consumes 24mW at 61.44MHz sampling rate and 5V power supply.
Format:PDF Size:256.90
Date:May 2007