An Overview of Low-Power Techniques for Field-Programmable Gate Arrays

This paper provides an overview of low-power techniques for Field-Programmable Gate Arrays (FPGAs). It covers system-level design techniques and device-level design techniques that have targeted current commercial devices. It also describes current research on circuit-level and architecture-level design techniques. Recent studies on power modelling and on low-power Computer-Aided Design (CAD) are also reported. Finally, it proposes future work that would enable the use of FPGA technology in applications where power and energy consumption is critical, such as mobile devices.