- Subscribe to this page:
- RSS
- Email Alert
processors
(1930 results)-
White Papers
StageNetSlice: A Reconfigurable Microarchitecture Building Block for Resilient CMP Systems
Oct 2008
Although CMOS feature size scaling has been the source of dramatic performance gains, it has lead to mounting reliability concerns due to increasing power densities and on-chip temperatures. Given...
Provided by Association for Computing Machinery
-
White Papers
StageWeb: Interweaving Pipeline Stages into a Wearout and Variation Tolerant CMP Fabric
Jun 2010
Manufacture-time process variation and life-time failure projections have become a major industry concern. Consequently, fault tolerance, historically of interest only for mission-critical...
Provided by Institute of Electrical and Electronics Engineers
-
White Papers
Adaptive Online Testing for Efficient Hard Fault Detection
Sep 2009
With growing semiconductor integration, the reliability of individual transistors is expected to rapidly decline in future technology generations. In such a scenario, processors would need to be...
Provided by University of Michigan
-
White Papers
StageNet: A Reconfigurable CMP Fabric for Resilient Systems
Nov 2007
Though CMOS feature size scaling has been the source of dramatic performance gains, this scaling has lead to mounting reliability concerns due to increasing power densities and on-chip...
Provided by University of Michigan
-
White Papers
Erasing Core Boundaries for Robust and Configurable Performance
Dec 2010
Single-thread performance, reliability and power efficiency are critical design challenges of future multicore systems. Although point solutions have been proposed to address these issues, a more...
Provided by University of Michigan
-
White Papers
StageNet: A Reconfigurable Fabric for Constructing Dependable CMPs
Jan 2011
CMOS scaling has long been a source of dramatic performance gains. However, semiconductor feature size reduction has resulted in increasing levels of operating temperatures and current densities....
Provided by Institute of Electrical and Electronics Engineers
-
White Papers
Memory Disambiguation Hardware: A Review
Oct 2008
One of the main challenges of modern processor designs is the implementation of scalable and efficient mechanisms to detect memory access order violations as a result of out-of-order execution....
Provided by Universidad Complutense de Madrid
-
White Papers
A Fully Pipelined XQuery Processor
Jan 2011
The authors present a high-performance, pull-based streaming processor for XQuery, called XQPull, that can handle many essential features of the language, including general predicates, recursive...
Provided by University of Texas
-
White Papers
A Translation Framework for Executing the Sequential Binary Code on CPU/GPU Based Architectures
Dec 2011
The method of using DBT (Dynamic Binary Translation) to execute the source ISAs binary code on target platforms has been perplexed by low overhead for many years. GPU as a many-core processor has...
Provided by Academy Publisher
-
White Papers
Hybrid Distributed Shared Memory Space in Multi-core Processors
Dec 2011
On multi-core processors, memories are preferably distributed and supporting Distributed Shared Memory (DSM) is essential for the sake of reusing huge amount of legacy code and easy programming....
Provided by Academy Publisher
-
White Papers
Two-level Hierarchical Scheduling Algorithm for Real-time Multiprocessor Systems
Nov 2011
The Earliest Deadline First (EDF) scheduling algorithm has the least runtime complexity among joblevel fixed-priority algorithms for scheduling tasks on multiprocessor architectures. However, EDF...
Provided by Academy Publisher
-
White Papers
Automatic Amortised Worst-Case Execution Time Analysis
Nov 2007
The authors' research focuses on formally bounded WCET analysis, where they aim to provide absolute guarantees on execution time bounds. In this paper, they describe how amortisation can be used...
Provided by University of St Andrews
-
White Papers
Variability-Aware Parsing in the Presence of Lexical Macros and Conditional Compilation
Oct 2011
In many projects, lexical pre-processors are used to manage different variants of the project (using conditional compilation) and to define compile-time code transformations (using macros)....
Provided by Association for Computing Machinery
-
White Papers
A Configurable Framework for Investigating Workload Execution
Jan 2011
Processor systems contain a limited number of hardware counters that provide some visibility for certain types of interactions, but do not support sophisticated analysis due to limited resources....
Provided by Institute of Electrical and Electronics Engineers
-
White Papers
AKULA: A Toolset for Experimenting and Developing Thread Placement Algorithms on Multicore Systems
Sep 2010
Multi-core processors have become commonplace in both desktop and servers. A serious challenge with multi-core processors is that cores share on and off chip resources such as caches, memory...
Provided by Association for Computing Machinery
-
White Papers
Leveraging Workload Diversity Through OS Scheduling to Maximize Performance on Single-ISA Heterogeneous Multicore Systems
Sep 2010
Recent research has highlighted the potential benefits of single-ISA heterogeneous multi-core processors over cost-equivalent homogeneous ones, and it is likely that future processors will...
Provided by Reed Elsevier
-
White Papers
Operating System Support for Mitigating Software Scalability Bottlenecks on Asymmetric Multicore Processors
May 2010
Asymmetric Multi-core Processors (AMP) promise higher performance per watt than their symmetric counterparts, and it is likely that future processors will integrate a few fast out-of-order cores,...
Provided by Association for Computing Machinery
-
White Papers
A Comprehensive Scheduler for Asymmetric Multicore Systems
Apr 2010
Symmetric-ISA (Instruction Set Architecture) asymmetric-performance multi-core processors were shown to deliver higher performance per watt and area for codes with diverse architectural...
Provided by Association for Computing Machinery
-
White Papers
Addressing Shared Resource Contention in Multicore Processors Via Scheduling
Mar 2010
Contention for shared resources on multi-core processors remains an unsolved problem in existing systems despite significant research efforts dedicated to this problem in the past. Previous...
Provided by Association for Computing Machinery
-
White Papers
Evaluation of the Intel Core I7 Turbo Boost Feature
Aug 2009
The Intel Core i7 processor code named Nehalem has a novel feature called Turbo Boost which dynamically varies the frequencies of the processor's cores. The frequency of a core is determined by...
Provided by Simon Fraser University
-
White Papers
Exploring Practical Benefits of Asymmetric Multicore Processors
Jun 2009
Asymmetric Multi-core Processors (AMP) are built of cores that expose the same ISA but differ in performance, complexity, and power consumption. A typical AMP might consist of a plenty of slow,...
Provided by Simon Fraser University
-
White Papers
A Methodology for Developing Simple and Robust Power Models Using Performance Monitoring Events
May 2009
In this paper, the authors describe a methodology for developing simple and robust power models using performance monitoring events for AMD Quad-core systems running OpenSolaris. The basic idea is...
Provided by Simon Fraser University
-
White Papers
Towards Better Performance Per Watt in Virtual Environments on Asymmetric Single-ISA Multi-Core Systems
May 2009
Single-ISA heterogeneous multi-core architectures promise to deliver plenty of cores with varying complexity, speed and performance in the near future. Virtualization enables multiple operating...
Provided by Simon Fraser University
-
White Papers
HASS: A Scheduler for Heterogeneous Multicore Systems
Feb 2009
Future heterogeneous single-ISA multi-core processors will have an edge in potential performance per watt over comparable homogeneous processors. To fully tap into that potential, the OS scheduler...
Provided by Simon Fraser University
-
White Papers
Cypress: A Scheduling Infrastructure for a Many-Core Hypervisor
May 2008
In this paper, the authors present their vision for the scheduling infrastructure in a many-core hypervisor - the hypervisor targeted for many-core platforms. The key objectives of their system...
Provided by Simon Fraser University
-
White Papers
Performance Implications of Cache Affinity on Multicore Processors
Jun 2008
Cache affinity between a process and a processor is observed when the processor cache has accumulated some amount of the process state, i.e., data or instructions. Cache affinity is exploited by...
Provided by Simon Fraser University
-
White Papers
A Non-Work-Conserving Operating System Scheduler for SMT Processors
Jan 2011
Simultaneous Multi-Threading (SMT) processors run multiple threads simultaneously on a single processing core. Because concurrent threads compete for the processor's shared resources,...
Provided by Harvard University
-
White Papers
MultiOtter: Multiprocess Symbolic Execution
Aug 2011
Symbolic execution can be an effective technique for exploring large numbers of program paths, but it has generally been applied to programs running in isolation, whose inputs are files or...
Provided by University of Maryland
-
White Papers
HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic
Nov 2008
Exposing more instruction-level parallelism in out-of-order super-scalar processors requires increasing the number of dynamic in-flight instructions. However, large instruction windows increase...
Provided by Springer Science+Business Media
-
White Papers
Heterogeneous Chip Multiprocessor Design for Virtual Machines
Jan 2011
Multi-core architectures provide an alternative to increasing clock frequencies to improve performance of modern processors. The best design for these chip multiprocessors, including structure...
Provided by University of Virginia
-
White Papers
Design of a Custom VEE Core in a Chip Multiprocessor
May 2010
Chip multiprocessors provide an opportunity for continuing performance growth in the face of limited single-thread parallelism. Although the best design path for such chips remains open,...
Provided by University of Virginia
-
White Papers
A Reactive Unobtrusive Prefetcher for Multicore and Manycore Architectures
Jun 2008
Processor performance continues to out pace memory performance by a large margin. The growing popularity of multi-core and many-core architectures further exacerbates this problem. The challenge...
Provided by University of Virginia
-
White Papers
Process-Level Virtualization for Runtime Adaptation of Embedded Software
Apr 2011
Modern processor architectures call for software that is highly tuned to an unpredictable operating environment. Process-level virtualization systems allow existing software to adapt to the...
Provided by Association for Computing Machinery
-
White Papers
Energy and Performance Characteristics of Different Parallel Implementations of Scientific Applications on Multicore Systems
Jun 2011
Energy consumption is a major concern with high performance multicore systems. In this paper, the authors explore the energy consumption and performance (execution time) characteristics of...
Provided by Texas A&M University
-
White Papers
Performance Analysis and Optimization of Parallel Scientific Applications on CMP Clusters
Sep 2008
Chip MultiProcessors (CMP) are widely used for high performance computing. Further, these CMPs are being configured in a hierarchical manner to compose a node in a cluster system. A major...
Provided by Texas A&M University
-
White Papers
Using Large Page and Processor Binding to Optimize the Performance of OpenMP Scientific Applications on an IBM POWER5+ System
Apr 2009
Multicores are widely used for high performance computing and are being configured in a hierarchical manner to compose a multicore system. While this presents significant new opportunities, such...
Provided by Texas A&M University
-
Whitepapers
Performance Projection of HPC Applications Using SPEC CFP2006 Benchmarks
Feb 2009
Performance projections of High Performance Computing (HPC) applications onto various hardware platforms are important for hardware vendors and HPC users. The projections aid hardware vendors in...
Provided by IBM
-
White Papers
Using Processor Partitioning to Evaluate the Performance of MPI, OpenMP and Hybrid Parallel Applications on Dual- and Quad-core Cray XT4 Systems
Apr 2009
Chip MultiProcessors (CMP) are widely used for high performance computing. While this presents significant new opportunities, such as on-chip high inter-core bandwidth and low inter-core latency,...
Provided by Texas A&M University
-
White Papers
A Methodology for Developing High Fidelity Communication Models for Large-Scale Applications Targeted on Multicore Systems
Aug 2008
Resource sharing and implementation of software stack for emerging multicore processors introduce performance and scaling challenges for large-scale scientific applications, particularly on...
Provided by Texas A&M University
-
White Papers
Performance Analysis and Optimization of Parallel Scientific Applications on CMP Cluster Systems
Jun 2008
Chip MultiProcessors (CMP) are widely used for high performance computing. Further, these CMPs are being configured in a hierarchical manner to compose a node in a cluster system. A major...
Provided by Texas A&M University
-
White Papers
Fast and Approximate Stream Mining of Quantiles and Frequencies Using Graphics Processors
Jan 2010
This paper presents algorithms for fast quantile and frequency estimation in large data streams using Graphics Processor Units (GPUs). The authors exploit the high computational power and memory...
Provided by University of North Carolina at Chapel Hill
-
White Papers
Enabling Intel Virtualization Technology Features and Benefits
Aug 2010
Although virtualization has been accepted in most data centers, some users have not yet taken advantage of all the virtualization features available to them. This white paper describes the...
Provided by Intel
-
White Papers
Intel HD Graphics Dynamic Frequency Technology
Feb 2010
With the upcoming launch of Intel Core i5 and Intel Core i3 processor family of products, Intel will include both Intel Turbo Boost Technology and Intel HD Graphics with dynamic frequency. This...
Provided by Intel
-
White Papers
Intel Power Management Technologies for Processor Graphics, Display, and Memory
Aug 2010
Intel has been the leader in process technology and, innovations and technologies that create both speed and efficiency. This provides Intel with the ability to provide the marketplace with low...
Provided by Intel
-
White Papers
Intel Intelligent Power Node Manager
Aug 2010
Power consumption is the biggest area of concern in the server domain. Between 2000 and 2005, server electricity use more than doubled, growing at a rate of 14 percent each year. The power...
Provided by Intel
-
Podcasts
geekSpeak: Parallel Computing APIs in .NET 4.0 With Mark Michaelis
May 2009
The speakers are approaching an asymptote for processor speeds using current technology. To overcome this, computer power is increasing by scaling the number of processors used within a system....
Provided by Microsoft
-
White Papers
Intel® Atom™ Developer Program Celebrates One Year with New Name and More
Oct 2010
With its one-year anniversary, the Intel Atom® Developer™ Program has unveiled a new name: the Intel AppUpSM developer program. In addition, app developers can now download the new gold-release...
Provided by Intel Corporation
-
White Papers
A Catalyst for Mission-Critical Transformation: The Inteli Xeoni Processor 7500 Series
May 2010
IT organizations looking to improve service levels and drive down total costs for their most demanding workloads should take a close look at the latest lntel Xeon processor 7500 series. These new...
Provided by Intel
-
White Papers
Increase Application Scalability and Improve System Utilization with Oracle VM Server for SPARC
May 2010
This Oracle white paper describes the application of Oracle VM Server for SPARC to implement high-capacity enterprise systems. Oracle Solaris CoolThreads technology combined with Oracle VM Server...
Provided by Oracle
-
Whitepapers
Oracle Solaris Optimized for Sun x86 Systems in the Enterprise
Jul 2010
This document is intended as a technical guide for developers and system administrators that want to understand the precise details of how Oracle® Solaris and Oracle's Sun x86 systems using Intel®...
Provided by Oracle
-
Case Studies
Advanced Structural-Thermal Solution Speeds Analysis Turnaround and Permits More Flexibility in How and When Analysis Is Used
Nov 2007
ABB is a global leader in power and automation technologies. ABB wanted to meet harsh on-orbit environmental demands and wanted to comply with regulations prohibiting use of subcontractors. To...
Provided by Siemens Product Lifecycle Management Software
-
Case Studies
FEA Improves Railway Vehicles
Mar 2008
Cideon Engineering GmbH was founded in 1992 under the name IKB as a provider of engineering services. Cideon Engineering wanted to fulfill market demands for high reliability. To master this...
Provided by Siemens Product Lifecycle Management Software
-
Case Studies
Submarine Certification Is an FEA First
Sep 2007
Submarine design typically follows American Bureau of Shipping (ABS) code, which establishes properties such as hull thickness, frame stiffness, porthole and hatch design and so on. ABS wanted to...
Provided by Siemens Product Lifecycle Management Software
-
Case Studies
Femap Enables More Accurate and Comprehensive Analyses of Satellite Mechanisms - In Spite of Development Cycles That Have Been Cut in Half
Feb 2009
400 satellites launched into orbit RUAG Aerospace Sweden supplies a variety of equipment for satellites and launch operations to companies around the world. RUAG's main challenge was to reduce...
Provided by Siemens Product Lifecycle Management Software
-
Case Studies
With Femap and NX Nastran, Time-Critical Changes to Pipe-Laying Ships Are Done Right the First Time
Apr 2008
The Allseas Group is one of the major offshore pipe-laying and subsea construction companies in the world. Allseas Group wanted to design and verifies changes to pipe-laying ships as quickly as...
Provided by Siemens Product Lifecycle Management Software
-
Case Studies
Streamlining the Visualization of Composite Analysis Results
Jan 2009
For more than thirty years, ATA Engineering, Inc., (ATA) has been providing analysis- and test-driven design solutions for structural, mechanical, electromechanical and aerospace products. ATA...
Provided by Siemens Product Lifecycle Management Software
-
White Papers
Microsoft Dynamics CRM Performance and Scalability in a Virtual Environment With Hyper-V and Intel Xeon Processor 7500 Series-Based Dell PowerEdge R910 Servers
May 2010
Microsoft Dynamics CRM 4.0 is designed to help enterprise organizations attain a 360-degree view of customers, achieve reliable user adoption, adapt quickly to business change, and accelerate...
Provided by Dell
-
Whitepapers
Virtualize, Consolidate and Scale SAP with IBM System x and eX5
Oct 2010
By running SAP applications on IBM System x eX5 servers equipped with Intel Xeon processor 7500 series, companies can achieve outstanding SAP performance to address current needs while gaining the...
Provided by IBM
-
Whitepapers
The System x X5 Difference IBM Innovation on Industry Standard Servers
Oct 2010
For years, Industry Standard Servers have benefited organizations, but those days are over. This white paper shows how IBM eX5 systems allow organizations to combine the full advantages of Intel's...
Provided by IBM
-
Webcasts
Intel® Xeon® Processor 5600 series processor
Apr 2010
Learn how the Intel® Xeon® processor 5600 series automatically regulates power consumption and intelligently adjusts server performance according to your application needs, maximizing both energy...
Provided by Intel
-
Webcasts
Intelligent Performance and Energy Efficiency.
Jul 2010
Servers with the Intel® Xeon® processor 7500 series deliver industry-leading performance on demand with Intel® Turbo Boost Technology, automatically shifting CPU and memory into the lowest...
Provided by Intel
-
Webcasts
Flexible Migration: Highest Virtualization Performance
Jul 2010
Including the industry's highest virtualization performance, the Intel® Xeon® processor 7500 series allows you the flexibility to migrate workloads to fewer servers, increasing utilization while...
Provided by Intel
-
Webcasts
Optimizing Your Virtualized Data Center
Jul 2010
Intel® Xeon® processor 7500 series delivers Intel® Virtualization Technology (Intel® VT) for Connectivity (Intel® VT-c), optimizing your virtualized data center by offloading network overhead...
Provided by Intel
-
Webcasts
Scalable Performance, Advanced Reliability
Jul 2010
The Intel® Xeon® processor 7500 series delivers massively scalable performance, along with advanced reliability for data-demanding server requirements. With multi-processor support and...
Provided by Intel
-
Webcasts
Intel® Xeon® Processor 7500 Series Overview
Jul 2010
The Intel® Xeon® processor 7500 series is designed to support your most data-intensive and mission-critical applications with world-class, scalable performance while reducing your data center...
Provided by Intel
-
Webcasts
Intel® Xeon® Processor-Based Server Refresh Savings Estimator
Oct 2010
This tool enables you to enter data about your existing server environment to evaluate the value and benefits of replacing aging servers with those based on Intel® Xeon® processors. Generating a...
Provided by Intel
-
White Papers
Benefits of the Intel® Xeon® Processor 7500 Series and Microsoft Windows Server 2008 R2* for Mission-Critical Applications
Jan 2010
If your organization is running critical applications on legacy proprietary platforms, considering a move to an entirely new platform is a big change with big challenges. Moving mission-critical...
Provided by Intel
-
White Papers
Harness Enterprise Data with Microsoft SQL Server 2008 R2* and New Intel® Xeon® Processors
Jan 2008
An Intel® Xeon® processor-based server with Microsoft SQL Server 2008 R2* is an enterprise-grade solution for mission-critical applications. With advances in scalable performance and...
Provided by Intel
-
White Papers
Increasing EDA Throughput with Intel® Xeon® Processor 5600 Series
Mar 2010
Read about Intel IT's testing of the Intel® Xeon® processor 5600 series that delivered up to 17.3X throughput improvements compared with single-core Intel® Xeon® processors and up to a 15:1...
Provided by Intel
-
White Papers
Evaluating Two- and Four-Socket Server Virtualization Platforms
Sep 2008
Intel IT conducted a proof of concept test and total cost of ownership analysis comparing two- and four-socket servers based on Intel® Xeon® processors for server virtualization. Results indicated...
Provided by Intel
-
White Papers
Testing Live Migration with Intel® Virtualization Technology FlexMigration
Jan 2009
Intel IT conducted proof-of-concept (PoC) testing of live migration using Intel® Virtualization Technology FlexMigration (Intel® VT FlexMigration) assist and the Enhanced VMotion feature of VMware...
Provided by Intel
-
White Papers
Virtualization with the Intel® Xeon® Processor 5500 Series: A Proof of Concept
Dec 2009
Intel IT conducted proof-of-concept testing and total cost of ownership (TCO) analysis that showed how two-socket servers based on Intel® Xeon® processor 5500 series can support approximately...
Provided by Intel
-
White Papers
Achieving Twelve-to-One Web Server Consolidation using VMware vSphere* 4.0 on Intel® Xeon® Processor-based Servers
Oct 2010
Consolidating aging web servers into virtual machines can deliver substantial business and IT benefits. Intel conducted tests to ascertain how many web servers could be consolidated into a single...
Provided by Intel
-
White Papers
Achieving Twenty Four-to-One Web Server Consolidation using VMware vSphere* 4
Oct 2010
Consolidating aging web servers into virtual machines can deliver substantial business and IT benefits. Intel conducted tests to ascertain how many web servers could be consolidated into a single...
Provided by Intel
-
White Papers
Virtualization Performance of SAP* ERP with Microsoft Windows Server 2008 R2 Hyper-V* and Intel® Xeon® Processor 7500 series
Oct 2010
Intel and SAP AG have worked together to help ensure leading virtualized performance for SAP software solutions on Intel® Xeon®-based servers. This paper highlights how, with the help of Intel®...
Provided by Intel
-
White Papers
Increase Performance in Imaging Applications by Integrating DSP Functions With FPGAs
Mar 2008
Intevac is a leading developer of photonics products for commercial and military markets. This white paper describes the development of the embedded electronic systems for their NightVista...
Provided by Altera
-
White Papers
Creating Low-Cost Intelligent Display Modules With an FPGA and Embedded Processor
Sep 2008
LCDs are fast becoming a standard part of the automotive interior. As demand for LCD technology increases, so do methodologies for controlling and creating the displayed graphical content....
Provided by Altera
-
White Papers
Energy-Aware Appliance Platform: A New Approach to Home Energy Control
Jul 2009
By integrating Altia's Design and DeepScreen GUI development tools suite, Echelon's Power Line Smart Transceiver and ShortStack API, and the Altera Cyclone III FPGA and Nios II embedded processor,...
Provided by Altera
-
White Papers
Mission-Critical Data Applications Reveal Global Reach and Impact of Itanium-Based Systems
Dec 2009
Enterprise applications that deliver mission-critical data must assure flawless transactions and reliable access to information. This IT imperative is becoming more challenging with data volumes...
Provided by Itanium Solutions Alliance
-
White Papers
Intel Itanium Processor 9300 Series: A Technical Overview for IT Decision-Makers
Feb 2010
The lntel ltanium processor family provides the foundation for mainframe-class computing systems that offers greater flexibility and better cost models than traditional mainframe and high-end RISC...
Provided by Intel
-
White Papers
Variability-Aware Parsing in the Presence of Lexical Macros and Conditional Compilation
Oct 2011
In many projects, lexical pre-processors are used to manage different variants of the project (using conditional compilation) and to define compile-time code transformations (using macros)....
Provided by Association for Computing Machinery
-
White Papers
A Configurable Framework for Investigating Workload Execution
Jan 2011
Processor systems contain a limited number of hardware counters that provide some visibility for certain types of interactions, but do not support sophisticated analysis due to limited resources....
Provided by Institute of Electrical and Electronics Engineers
-
White Papers
AKULA: A Toolset for Experimenting and Developing Thread Placement Algorithms on Multicore Systems
Sep 2010
Multi-core processors have become commonplace in both desktop and servers. A serious challenge with multi-core processors is that cores share on and off chip resources such as caches, memory...
Provided by Association for Computing Machinery
-
White Papers
Leveraging Workload Diversity Through OS Scheduling to Maximize Performance on Single-ISA Heterogeneous Multicore Systems
Sep 2010
Recent research has highlighted the potential benefits of single-ISA heterogeneous multi-core processors over cost-equivalent homogeneous ones, and it is likely that future processors will...
Provided by Reed Elsevier
-
White Papers
Operating System Support for Mitigating Software Scalability Bottlenecks on Asymmetric Multicore Processors
May 2010
Asymmetric Multi-core Processors (AMP) promise higher performance per watt than their symmetric counterparts, and it is likely that future processors will integrate a few fast out-of-order cores,...
Provided by Association for Computing Machinery
-
White Papers
A Comprehensive Scheduler for Asymmetric Multicore Systems
Apr 2010
Symmetric-ISA (Instruction Set Architecture) asymmetric-performance multi-core processors were shown to deliver higher performance per watt and area for codes with diverse architectural...
Provided by Association for Computing Machinery
-
White Papers
Addressing Shared Resource Contention in Multicore Processors Via Scheduling
Mar 2010
Contention for shared resources on multi-core processors remains an unsolved problem in existing systems despite significant research efforts dedicated to this problem in the past. Previous...
Provided by Association for Computing Machinery
-
White Papers
Evaluation of the Intel Core I7 Turbo Boost Feature
Aug 2009
The Intel Core i7 processor code named Nehalem has a novel feature called Turbo Boost which dynamically varies the frequencies of the processor's cores. The frequency of a core is determined by...
Provided by Simon Fraser University
-
White Papers
Exploring Practical Benefits of Asymmetric Multicore Processors
Jun 2009
Asymmetric Multi-core Processors (AMP) are built of cores that expose the same ISA but differ in performance, complexity, and power consumption. A typical AMP might consist of a plenty of slow,...
Provided by Simon Fraser University
-
White Papers
A Methodology for Developing Simple and Robust Power Models Using Performance Monitoring Events
May 2009
In this paper, the authors describe a methodology for developing simple and robust power models using performance monitoring events for AMD Quad-core systems running OpenSolaris. The basic idea is...
Provided by Simon Fraser University
-
White Papers
Towards Better Performance Per Watt in Virtual Environments on Asymmetric Single-ISA Multi-Core Systems
May 2009
Single-ISA heterogeneous multi-core architectures promise to deliver plenty of cores with varying complexity, speed and performance in the near future. Virtualization enables multiple operating...
Provided by Simon Fraser University
-
White Papers
HASS: A Scheduler for Heterogeneous Multicore Systems
Feb 2009
Future heterogeneous single-ISA multi-core processors will have an edge in potential performance per watt over comparable homogeneous processors. To fully tap into that potential, the OS scheduler...
Provided by Simon Fraser University
-
White Papers
Cypress: A Scheduling Infrastructure for a Many-Core Hypervisor
May 2008
In this paper, the authors present their vision for the scheduling infrastructure in a many-core hypervisor - the hypervisor targeted for many-core platforms. The key objectives of their system...
Provided by Simon Fraser University
-
White Papers
Performance Implications of Cache Affinity on Multicore Processors
Jun 2008
Cache affinity between a process and a processor is observed when the processor cache has accumulated some amount of the process state, i.e., data or instructions. Cache affinity is exploited by...
Provided by Simon Fraser University
-
White Papers
A Non-Work-Conserving Operating System Scheduler for SMT Processors
Jan 2011
Simultaneous Multi-Threading (SMT) processors run multiple threads simultaneously on a single processing core. Because concurrent threads compete for the processor's shared resources,...
Provided by Harvard University
-
White Papers
MultiOtter: Multiprocess Symbolic Execution
Aug 2011
Symbolic execution can be an effective technique for exploring large numbers of program paths, but it has generally been applied to programs running in isolation, whose inputs are files or...
Provided by University of Maryland
-
White Papers
HeDGE: Hybrid Dataflow Graph Execution in the Issue Logic
Nov 2008
Exposing more instruction-level parallelism in out-of-order super-scalar processors requires increasing the number of dynamic in-flight instructions. However, large instruction windows increase...
Provided by Springer Science+Business Media
-
White Papers
Heterogeneous Chip Multiprocessor Design for Virtual Machines
Jan 2011
Multi-core architectures provide an alternative to increasing clock frequencies to improve performance of modern processors. The best design for these chip multiprocessors, including structure...
Provided by University of Virginia
-
White Papers
Design of a Custom VEE Core in a Chip Multiprocessor
May 2010
Chip multiprocessors provide an opportunity for continuing performance growth in the face of limited single-thread parallelism. Although the best design path for such chips remains open,...
Provided by University of Virginia
-
White Papers
A Reactive Unobtrusive Prefetcher for Multicore and Manycore Architectures
Jun 2008
Processor performance continues to out pace memory performance by a large margin. The growing popularity of multi-core and many-core architectures further exacerbates this problem. The challenge...
Provided by University of Virginia
-
White Papers
Process-Level Virtualization for Runtime Adaptation of Embedded Software
Apr 2011
Modern processor architectures call for software that is highly tuned to an unpredictable operating environment. Process-level virtualization systems allow existing software to adapt to the...
Provided by Association for Computing Machinery
-
White Papers
Energy and Performance Characteristics of Different Parallel Implementations of Scientific Applications on Multicore Systems
Jun 2011
Energy consumption is a major concern with high performance multicore systems. In this paper, the authors explore the energy consumption and performance (execution time) characteristics of...
Provided by Texas A&M University
-
White Papers
Performance Analysis and Optimization of Parallel Scientific Applications on CMP Clusters
Sep 2008
Chip MultiProcessors (CMP) are widely used for high performance computing. Further, these CMPs are being configured in a hierarchical manner to compose a node in a cluster system. A major...
Provided by Texas A&M University
-
White Papers
Using Large Page and Processor Binding to Optimize the Performance of OpenMP Scientific Applications on an IBM POWER5+ System
Apr 2009
Multicores are widely used for high performance computing and are being configured in a hierarchical manner to compose a multicore system. While this presents significant new opportunities, such...
Provided by Texas A&M University
-
Whitepapers
Performance Projection of HPC Applications Using SPEC CFP2006 Benchmarks
Feb 2009
Performance projections of High Performance Computing (HPC) applications onto various hardware platforms are important for hardware vendors and HPC users. The projections aid hardware vendors in...
Provided by IBM
-
White Papers
Using Processor Partitioning to Evaluate the Performance of MPI, OpenMP and Hybrid Parallel Applications on Dual- and Quad-core Cray XT4 Systems
Apr 2009
Chip MultiProcessors (CMP) are widely used for high performance computing. While this presents significant new opportunities, such as on-chip high inter-core bandwidth and low inter-core latency,...
Provided by Texas A&M University
-
White Papers
A Methodology for Developing High Fidelity Communication Models for Large-Scale Applications Targeted on Multicore Systems
Aug 2008
Resource sharing and implementation of software stack for emerging multicore processors introduce performance and scaling challenges for large-scale scientific applications, particularly on...
Provided by Texas A&M University
-
White Papers
Performance Analysis and Optimization of Parallel Scientific Applications on CMP Cluster Systems
Jun 2008
Chip MultiProcessors (CMP) are widely used for high performance computing. Further, these CMPs are being configured in a hierarchical manner to compose a node in a cluster system. A major...
Provided by Texas A&M University
-
White Papers
Processor Partitioning: An Experimental Performance Analysis of Parallel Applications on SMP Cluster Systems
Oct 2007
Currently, clusters of shared memory Symmetric MultiProcessors (SMPs) are one of the most common parallel computing systems, for which some existing environments have between 8 to 32 processors...
Provided by Texas A&M University
-
White Papers
Nurture IDR Segmentation and Multiple Instruction Queues in Superscalar Pipelining Processor
Nov 2011
This paper proposes a model which improves the speed of the pipelining mechanism therefore increasing the speed of the processor. Superscalar operation is used to get maximum throughput from the...
Provided by International Journal of Computer Science Issues
-
White Papers
A Critical Simulation of CPU Scheduling Algorithm Using Exponential Distribution
Nov 2011
A multiprogramming operating system allows more than one process to be loaded into the executable memory at a time and for the loaded process to share the CPU using time-multiplexing. Part of the...
Provided by International Journal of Computer Science Issues
-
White Papers
Fuzzy Priority CPU Scheduling Algorithm
Nov 2011
There are several CPU scheduling algorithms like FCFS, SRTN,RR, priority etc. Scheduling decision of these algorithms are based on parameters which are assumed to be crisp. However, in many...
Provided by International Journal of Computer Science Issues
-
White Papers
A New Improved Particle Swarm Optimization Algorithm for Multiprocessor Job Scheduling
Jul 2011
Job Scheduling in a Multiprocessor architecture is an extremely difficult NP hard problem, because it requires a large combinatorial search space and also precedence constraints between the...
Provided by International Journal of Computer Science Issues
-
White Papers
Multi FPGA Based Novel Reconfigurable Hybrid Architecture for High Performance Computing
Jul 2011
The growth of the verticals depending on the reconfigurable computing has been very fast. Satellite systems, land rovers, rocket launchers and other heavy duty high performance systems are making...
Provided by International Journal of Computer Science Issues
-
White Papers
A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip
Jul 2011
Now days, manufacturers are focusing on increasing the concurrency in MultiProcessor System-on-a-Chip (MPSoC) architecture instead of increasing clock speed, for embedded systems. Traditionally...
Provided by International Journal of Computer Science Issues
-
White Papers
CPU and Memory Utilization by Improving Performance in Network by Live Migration Technology
Jul 2011
The aim of this paper is to improve the performance of network communication between some Virtual Machines in LAN by modifying a script in Xen. Also in this paper, the authors have tested the...
Provided by International Journal of Computer Science Issues
-
Whitepapers
Implementing and Expanding a Virtualized Environment
Jan 2010
In 2005, Intel IT began planning, engineering, and implementing a virtualized business computing production environment as part of an overall data center strategy. They are currently accelerating...
Provided by Intel Corporation
-
Whitepapers
Intel Cloud Builders Guide: Cloud Design and Deployment on Intel Platforms
Jan 2012
There is a good chance by now, your organization is either building its own cloud computing infrastructure or in the process of figuring out how to start to build one. Enterprise IT organizations...
Provided by Intel Corporation
-
White Papers
Dell PowerEdge M1000e Modular Enclosure Architecture
Jan 2008
The Dell PowerEdge M1000e Modular Server Enclosure is a breakthrough in enterprise server architecture. The enclosure and its components spring from a revolutionary, ground up design incorporating...
Provided by Dell
-
Case Studies
Window Treatment Company Opens Itself Up to Improved Remote Communications
May 2008
Allbright wanted to boost the overall performance and availability of remote devices, such as laptops and Personal Digital Assistant (PDA) devices, used by its field representatives. One of...
Provided by Microsoft
