Modeling Post-Techmapping and Post-Clustering FPGA Circuit Depth

This paper presents an analytical model that relates FPGA architectural parameters to the expected speed of FPGA implementation. More precisely, the model relates the lookup-table size, cluster size, and number of inputs per cluster to the depth of the circuit after technology mapping and after clustering. Comparison to experimental results with large MCNC circuits shows that the authors' models are accurate. They show how the models can be used in FPGA architectural investigations to complement the more usual experimental approach.