MSC8144 SmartDSP OS Ethernet Demonstration Using the Java GUI

Source: Freescale Semiconductor

Favorite

Free registration required

The MSC8144 multi-core DSP is a high-end device for high-bandwidth and computationally intensive applications. The device is optimized for video transcoding, packet telephony, wireless, and radio network applications. This integrated DSP processor contains four StarCore SC3400 DSP cores, 512 Kbyte of M2 shared memory, 10 Mbyte of M3 shared memory, L1 instruction and data caches optimized for packet telephony, 128 Kbyte of shared L2 I Cache, a DDR memory controller, a serial RapidIO interface, two 10/100/1000Base-T Ethernet controllers, an ATM controller supporting various ATM adaptation layers, eight 512-channel (256 receive and 256 transmit) Time-Division Multiplexing (TDM) interfaces, a 16-channel DMA controller, 32-bit PCI interface that runs at 66/33 MHz, a UART interface, and an I2C interface.
Format:PDF Size:2846.72
Date:May 2007
People who downloaded this item also downloaded