VAPRES: A Virtual Architecture for Partially Reconfigurable Embedded Systems
Source: University of Florida
Due to the runtime flexibility offered by Field Programmable Gate Arrays (FPGAs), FPGAs are popular devices for stream processing systems, since many stream processing applications require runtime adaptability (i.e. throughput, data transformations, etc.). FPGAs can offer this adaptability through runtime assembly of stream processing systems that are decomposed into hardware modules. Runtime hardware module assembly consists of dynamic hardware module replacement and hardware module communication reconfiguration. In this paper, the authors architect a flexible base embedded system amenable to runtime assembly of stream processing systems using custom communication architecture with dynamic streaming channel establishment between hardware modules. They present a hardware module swapping methodology that replaces hardware modules without stream processing interruption.