IOSR Journal of Engineering
The core of every microprocessor, Digital Signal Processor (DSP), and data processing application-Specific Integrated Circuit (ASIC) is its data path. At the hearts of data paths and addressing units are arithmetic units, such as a comparators, adders, and multipliers. In this paper, a 4 - input decimal adder has been developed using 90 nm CMOS technology. The schematic of decimal adder is designed and simulated for its behavior using DSCH - 3.1 The layout of simulated adder is created using Verilog based netlist file which is further simulated using Micro wind 3.1 to analyze the performance.